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requirements pf bl-ast furnace stoves,
operating efficiency are of real practical
concern .
This has motivated research into bhe feasibility of impJ-ementing a
microprocessor system to control these stoves so as to achieve maximum
thermal efficiency. The first phase of this study is the subject
matter of this thesis. It involves the initial development of a
system to be used for verifying/developing controL strategies on an
experimental stove model in the Department of Chemical Engineering,
University of Adelaide.
The thesis describes,
( 1 ) basic stove structure,
(2) operation and control requirements,
(3) system specifications,
( 4 ) followed by a description of the microcomputer control
system: consisting of an tupper Ievel-t PDP-11/03 microcomputer (DEC)
and a rlower IeveIt SDK-86 microcomputer kit (INTEL).
HardbJare design, construction and testing has been completed. A
pre-written rpackager has been chosen for the fupper Ievelr software
and rlower levelr software has been deveLoped in two stages. The
firsb stage only involved a single feedback Ioop for initial hardh¡are
tests whereas stage two incorporates the multi-loop system as
spec i fied .
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